


# MEGHALAYA ENERGY CORPORATION LIMITED

(A GOVERNMENT OF MEGHALAYA ENTERPRISE)



## Corporate Affairs

Corporate Identification No. U40101ML2009SGC008374

LUMJINGSHAI, SHORT ROUND ROAD, SHILLONG-793001, MEGHALAYA

Website address : [www.meecl.nic.in](http://www.meecl.nic.in)

No.MeECL/CA/RECT/13/2026/11

Dated 17<sup>th</sup> April, 2026

### //ADVERTISEMENT//

Applications are invited from the citizens of India as per the terms and conditions of this advertisement for recruitment to the post(s) mentioned below:-

#### **\*\*\*IMPORTANT:**

It is mandatory for the applicants to have acquired the requisite educational qualification(s) prescribed for the posts, as on the last date fixed for submission of applications. The date on which an applicant is deemed to have acquired the requisite educational qualification shall be the date on which the result of the last examination for such qualification/degree is declared by the Universities/Board/Institutions.

#### **1. LIST OF POSTS AS PER STATE RESERVATION POLICY AND ELIGIBILITY.**

Sl. No.	Name of the Post & Scale of Pay	No. of vacancy	Category wise of Post				Total
			UR	Khasi/Jaintia	Garos	Other STs/SCs	
1	Assistant Engineer (Electrical/Electrical & Electronics Engineering) Rs.83,000/- - Rs.196100/-	8	1	3	3	1	8
2	Assistant Engineer (Computer Science/IT Engineering) Rs.83,000/- - Rs.196100/-	5	1	2	2	-	5

**INTERESTED APPLICANTS ARE REQUIRED TO LOG ON TO THE MEECL OFFICIAL WEBSITE, [www.meecl.nic.in](http://www.meecl.nic.in) FOR DETAILS.**

*Sd/-*


[Richard Yanthan, IAS]  
Director Corporate Affairs

Memo No. MeECL/CA/RECT/13/2026/11(a)

Dated 17<sup>th</sup> April, 2026

Copy to:

1. The PA to Chairman-cum-Managing Director, MeECL, Shillong for kind information of CMD.
2. The Chief Executive Members, KHADC, Shillong/ JHADC, Jowai/GHADC, Tura.
3. The Director (Finance), MeECL, Shillong.
4. The Director (Generation) / (Distribution) / (Transmission), MePGCL/MePTCLMePDCL, Shillong.
5. All Deputy Commissioners, East Khasi Hills District, Shillong/West Khasi Hills District, Nongstoin/South West Khasi Hills District, Mawkyrwat/Eastern West Khasi Hills, Mairang/Ri-Bhoi District, Nongpoh/, East Jaintia Hills District, Khliehriat/ West Jaintia Hills District, Jowai/West Garo Hills District, Tura/East Garo Hills District, Williamnagar/South Garo Hills District, Baghmara/North Garo Hills District, Resubelpara/South West Garo Hills District, Ampati.
6. The Director of Information & Public Relation (DIPR), Government of Meghalaya, Shillong, with a request to kindly publish the Advertisement (**font size 12**) in two issues and of the Shillong Times (Shillong and Tura Edition), U Mawphor, Kjatsngi and Salantini Janera.
7. The Joint Secretary to the Government of Meghalaya, Power Department, Shillong.
8. The Employment Officer, Employment Exchange, Shillong/Nongstoin/Mawkyrwat/Mairang/Nongpoh/ Khliehriat/Jowai/Tura/Williamnagar/Baghmara/Resubelpara/Ampati.



**INSTRUCTIONS AND PROCEDURE FOR FILLING UP AND SUBMISSION OF  
APPLICATION FOR THE POST OF ASSISTANT ENGINEER  
(ELECTRICAL/ELECTRICAL & ELECTRONICS ENGINEERING) AND ASSISTANT  
ENGINEER (COMPUTER SCIENCE & IT ENGINEERING)  
IN THE MEGHALAYA ENERGY CORPORATION LIMITED (MeECL)**

Applications are invited from Indian Citizens for filling up the posts of 8 (eight) Assistant Engineers (Electrical/Electrical & Electronics Engineering) and 5 (five) Assistant Engineers (Computer Science & IT Engineering) in MeECL as per the **Reservation Policy of Government of Meghalaya**.

**1. Assistant Engineer (Electrical/Electrical & Electronics Engineering)**

**Essential Qualification:** Candidates should possess a minimum qualification of BE/BTech (Electrical/Electrical & Electronics Engineering) in the respective discipline from any Indian University/Institute recognised by the Government of Meghalaya or UGC or AICTE.

**2. Assistant Engineer (Computer Science & IT Engineering)**

**Essential Qualification:** Candidates should possess a minimum qualification of BE/BTech (Computer Science & IT Engineering) in the respective discipline from any Indian University/Institute recognised by the Government of Meghalaya or UGC or AICTE.

**Note:** In light of the judgment of Hon'ble High Court of Delhi dtd 13.01.2023 in connection with the WP(C) 3239/2013 as communicated vide Ministry of Education's letter No.20-2/2019-TC (Part) dtd. 6th June, 2023, the degrees/certificates of candidates obtained from the Institution of Electronics and Telecommunications Engineers (India) and the Aeronautical Society of India, by taking admission post 31.05.2013, will not be admissible for general post(s) i.e. "Graduate in any discipline or technical posts with specific degrees/certificates mentioned in the Note" and advertised by the Commission. Further, the eligibility of the candidates who has obtained degree/certificate from the Institution of Engineers (India), by taking admission post 31.05.2013, will be subject to the decision of the Government in pursuance of the judgment of the Hon'ble High Court of Delhi in the W.P. No. 3790/2013.

**3. Age:**

- (i) As per State Government criteria.
- (ii) Upper age limit is relaxable upto 5(five) years in case of ST/SC candidates.

4. **Scale of Pay:** Rs. 83000-196100/-, plus usual allowances, as admissible under the rules of the Corporation.

5. **Instruction for filling up the application form:**

- (i) Application Form shall be available in the MeECL website at [www.meecl.nic.in](http://www.meecl.nic.in)
- (ii) The candidate shall print the filled-in Application Form and submit the same as detailed at **Serial 6** below.

6. **Instruction for submission of the application form:**

The following documents are to be submitted in the office of the Director (Corporate Affairs), MeECL, Lumjingshai, Short Round Road, Shillong – 793001, **on working days between 11:00 am to 4:00pm from 22<sup>nd</sup> April, 2026 to 15<sup>th</sup> May, 2026. Documents received after the date and time mentioned above shall be summarily rejected.**

- (i) Printed Application Form and Admit Card duly filled in as instructed in **Serial 5** above. Incomplete Application Form OR Application Form submitted in any other format shall be summarily rejected.
- (ii) A Bank Draft of Rs. 400/- for ST/SC candidates and Rs.800/- for General candidates, payable at Shillong, in favour of the '**Principal Account, MeECL, Shillong**'
- (iii) 3(three) recent passport size colour photographs.
- (iv) Self-attested copies of the following:
  - (a) Birth Certificate
  - (b) Educational qualification Certificates and Mark Sheets from Matriculation onwards
  - (c) ST/SC Certificate

7. ALL APPLICATIONS SHALL BE SCREENED FOR ELIGIBILITY VIS-À-VIS POST APPLIED FOR. THEREFORE, CANDIDATES MUST BRING THE **ORIGINAL DOCUMENTS FOR VERIFICATION.**

**CANDIDATES, WHOSE APPLICATIONS ARE ACCEPTED, SHALL BE ISSUED ADMIT CARD ON THE DATES TO BE ANNOUNCED LATER.**

**APPLICATIONS RECEIVED BY POST SHALL BE SUMMARILY REJECTED AND THE BANK DRAFTS SHALL BE FORFEITED.**

8. Candidates found (a) submitting false/incorrect certificates/information or (b) not having studied the subjects mentioned in the syllabus or (c) submitting educational qualification certificates not commensurate with the post applied for, shall not be allowed to appear for the written test. If such instances go undetected during the screening process, but are detected subsequently, such candidates shall be disqualified.

9. **Candidates shall be required to appear for a written test. Dates and venues to be announced later.**

**10. Details of written examination:**

- a. The syllabus for the written test is as indicated in **ANNEXURE –I &II** respectively.
- b. The total marks for the Technical Paper, General Studies and Personal interview shall be as below:

Serial No.	Post	Subject	Full Marks
1	Assistant Engineer	Technical Paper	150
		General Studies	25
		Personal Interview	25

- c. The duration of the written test shall be 3 (three) hours.
- d. The examination shall be conducted using the optical mark recognition (OMR) system.
- e. Electronic gadgets, like cellular/mobile phones, scientific calculator, laptop, MP3 players, smart watches, etc, are strictly forbidden inside the examination hall. **ANY CANDIDATE FOUND IN POSSESSION OF THESE GADGETS INSIDE THE EXAMINATION HALL, SHALL BE DISQUALIFIED, INCLUDING DEBARMENT FROM FUTURE EXAMINATION / RECRUITMENT IN MeECL.**
11. Only those candidates who **qualify** in the written test shall be called for a personal interview on the date to be notified subsequently.
12. Reservation Policy of the Government of Meghalaya will apply.
13. **Canvassing directly or indirectly or in any form will disqualify the candidate automatically.**
14. No TA/DA will be admissible to candidates for appearing in the written test or personal Interview.
15. The MeECL reserves the right to reject the applications of any or of all the candidates without assigning any reason thereof.
16. The MeECL reserves the right to cancel the Advertisement without assigning any reason thereof

**Director (Corporate Affairs)**

**SYLLABUS FOR THE RECRUITMENT TEST TO THE POST OF  
ASSISTANT ENGINEERS (ELECTRICAL/ELECTRICAL & ELECTRONICS  
ENGINEERING)**

<b>Total</b>	<b>- 200 Marks</b>	<b>Duration - 3 Hours</b>
<b>Technical Paper</b>	<b>- 150 Marks- As per Syllabus</b>	
<b>General Studies</b>	<b>- 25 Marks - General English, General Knowledge, Aptitude.</b>	
<b>Personal Interview</b>	<b>- 25 Marks (for short listed candidates only).</b>	

**ELECTRICAL/ELECTRICAL & ELECTRONICS ENGINEERING**

**Section 1: Electric circuits**

Network Elements: Ideal voltage and current sources, dependent sources, R, L, C, M elements; Network solution methods: KCL, KVL, Node and Mesh analysis; Network Theorems: Thevenin's, Norton's, Superposition and Maximum Power Transfer theorem; Transient response of DC and AC networks, sinusoidal steady-state analysis, resonance, two port networks, balanced three phase circuits, star-delta transformation, complex power and power factor in AC circuits.

**Section 2: Electromagnetic Fields**

Coulomb's Law, Electric Field Intensity, Electric Flux Density, Gauss's Law, Divergence, Electric field and potential due to point, line, plane and spherical charge distributions, Effect of dielectric medium, Capacitance of simple configurations, Biot-Savart's law, Ampere's law, Curl, Faraday's law, Lorentz force, Inductance, Magnetomotive force, Reluctance, Magnetic circuits, Self and Mutual inductance of simple configurations.

**Section 3: Signals and Systems**

Representation of continuous and discrete time signals, shifting and scaling properties, linear time invariant and causal systems, Fourier series representation of continuous and discrete time periodic signals, sampling theorem, Applications of Fourier Transform for continuous and discrete time signals, Laplace Transform and Z transform. R.M.S. value, average value calculation for any general periodic waveform.



#### **Section 4: Electrical Machines**

Single phase transformer: equivalent circuit, phasor diagram, open circuit and short circuit tests, regulation and efficiency; Three-phase transformers: connections, vector, parallel operation; Auto-transformer, Electromechanical energy conversion principles; DC machines: separately excited, series and shunt, motoring and generating mode of operation and their characteristics, speed control of dc motors; Three-phase induction machines: principle of operation, types, performance, torque-speed characteristics, no-load and blocked-rotor tests, equivalent circuit, starting and speed control; Operating principle of single-phase induction motors; Synchronous machines: cylindrical and salient pole machines, performance and characteristics, regulation and parallel operation of generators, starting of synchronous motors; Types of losses and efficiency calculations of electric machines.

#### **Section 5: Power Systems**

Basic concepts of electrical power generation, AC and DC transmission concepts, Models and performance of transmission lines and cables, Economic Load Dispatch (with and without considering transmission losses), Series and shunt compensation, Electric field distribution and insulators, Distribution systems, Per-unit quantities, Bus admittance matrix, Gauss-Seidel and Newton-Raphson load flow methods, Voltage and Frequency control, Power factor correction, Symmetrical components, Symmetrical and unsymmetrical fault analysis, Principles of over-current, differential, directional and distance protection; Circuit breakers, System stability concepts, Equal area criterion.

#### **Section 6: Control Systems**

Mathematical modelling and representation of systems, Feedback principle, transfer function, Block diagrams and Signal flow graphs, Transient and Steady-state analysis of linear time invariant systems, Stability analysis using Routh-Hurwitz and Nyquist criteria, Bode plots, Root loci, Lag, Lead and Lead-Lag compensators; P, PI and PID controllers; State space model, Solution of state equations of LTI systems.

#### **Section 7: Electrical and Electronic Measurements**

Bridges and Potentiometers, Measurement of voltage, current, power, energy and power factor; Instrument transformers, Digital voltmeters and multi-meters, Phase, Time and Frequency measurement; Oscilloscopes, Error analysis.

A handwritten signature in black ink, appearing to read 'Juglar', is located at the bottom center of the page.

### **Section 8: Analog and Digital Electronics**

Simple diode circuits: clipping, clamping, rectifiers; Amplifiers: biasing, equivalent circuit and frequency response; oscillators and feedback amplifiers; operational amplifiers: characteristics and applications; single stage active filters, Active Filters: Sallen Key, Butterworth, VCOs and timers, combinatorial and sequential logic circuits, multiplexers, demultiplexers, Schmitt triggers, sample and hold circuits, A/D and D/A converters.

### **Section 9: Power Electronics**

Static V-I characteristics and firing/gating circuits for Thyristor, MOSFET, IGBT; DC to DC conversion: Buck, Boost and Buck-Boost Converters; Single and three-phase configuration of uncontrolled rectifiers; Voltage and Current commutated Thyristor based converters; Bidirectional ac to dc voltage source converters; Magnitude and Phase of line current harmonics for uncontrolled and thyristor based converters; Power factor and Distortion Factor of AC to DC converters; Single-phase and three-phase voltage and current source inverters, sinusoidal pulse width modulation.

A handwritten signature in black ink, appearing to read 'Juglar', is written over a horizontal line.

**SYLLABUS FOR THE RECRUITMENT TEST TO THE POST OF  
ASSISTANT ENGINEERS (COMPUTER SCIENCE & INFORMATION  
TECHNOLOGY ENGINEERING)**

<b>Total</b>	<b>- 200 Marks</b>	<b>Duration - 3 Hours</b>
<b>General Studies</b>	<b>- 25 Marks</b>	
<b>Technical Paper</b>	<b>- 150 Marks</b>	
<b>Personal Interview</b>	<b>- 25 Marks (for short listed candidates only).</b>	

**General Studies:** (25 Marks) - General English, General Knowledge, Aptitude.  
**Technical Papers:** (150 Marks)

**COMPUTER SCIENCE & INFORMATION TECHNOLOGY ENGINEERING**

**Section 1: Digital Logic**

Boolean algebra, Combinational and Sequential Circuits Minimization, Number representations and computer arithmetic (fixed and floating point).

**Section 2: Computer Organization and Architecture**

Machine instructions and addressing modes, ALU, data-path and control unit, Instruction pipelining, pipeline hazards, Memory hierarchy - cache, main memory and secondary storage, I/O interface (interrupt and DMA mode).

**Section 3: Programming and Data Structures**

Programming in C, C++ and other object-oriented programming principles, Recursion, Arrays, stacks, queues, linked lists, trees, binary search trees, binary heaps, graphs.

**Section 4: Algorithms on Data Structures**

Searching, sorting, hashing. Asymptotic worst-case time and space complexity, Algorithm design techniques: greedy, dynamic programming and divide-and-conquer. Graph traversals, minimum spanning trees, shortest paths.

**Section 5: Theory of Computation**

Regular expressions and finite automata. Context-free grammars and push-down automata. Regular and context-free languages, pumping lemma. Turing machines and undecidability.



### **Section 6: Compiler Design**

Lexical analysis, parsing, syntax-directed translation. Runtime environments. Intermediate code generation. Local optimization, Data flow analyses: constant propagation, liveness analysis, common sub expression elimination.

### **Section 7: Operating System**

System calls, processes, threads, inter-process communication, concurrency and synchronization, Deadlock, CPU and I/O scheduling, Memory management and virtual memory, File systems.

### **Section 8: Databases**

ER-model - Relational model: relational algebra, tuple calculus, SQL, Integrity constraints, normal forms, File organization, indexing (e.g., B and B+ trees). Transactions and concurrency control.

### **Section 9: Computer Networks, Protocols, Architecture & Web Security**

Concept of layering: OSI and TCP/IP Protocol Stacks; Basics of packet, circuit and virtual circuit switching; Data link layer: framing, error detection, Medium Access Control, Ethernet bridging; Routing protocols: shortest path, flooding, distance vector and link state routing; Fragmentation and IP addressing, IPv4, CIDR notation, Basics of IP support protocols (ARP, DHCP, ICMP), Network Address Translation (NAT); Transport layer: flow control and congestion control, UDP, TCP, sockets; Application layer protocols: DNS, SMTP, HTTP, FTP, Email.

A handwritten signature in black ink, appearing to read 'Jung' followed by a stylized surname, with a horizontal line underneath.



## APPLICATION FORM

for the post of **Assistant Engineer (Electrical/EEE/CSE/IT)** *(Delete whichever is not applicable)*

As per Advertisement No. MeECL/CA/\_\_\_\_\_ dated \_\_\_\_\_

1. Full Name :

*(Please do not use initials and type your Surname first.)*

Space for  
Passport Size  
Photo

2. Date of Birth :

3. Place of Birth :

4. Father's/Mother's & Husband's name (in case of married female) : *(Please do not use initials)*

5. Gender :

6. Permanent Address in full :

7. Present Address in full :

8. Telephone/Mobile Number & E-mail address :

9. Reference: Full Name & Address of two responsible persons from your locality who would be prepared to vouch for you

i.

ii.

10. Educational & other qualifications (in order of reverse chronological order):

Serial No	Examination passed	Name of Institution & Address	Date of Entering	Date of Passing	Div <sup>n</sup>	Percentage*	Subject Taken
1							
2							
3							
4							

\* Aggregate percentage in percentile, if any, has to be converted to percentage through proper calculation. The conversion will be verified subsequently.

11. Community:  B. Are you a member of SC / ST:

If SC/ST, Please specify:

12. Present occupation; if any (Fill up your designation, office name and address):

13. Previous appointment held; if any (Fill up your designation, office name and address):

14. Are you married?  Yes/No

15. Bank Draft Details: i. Name of the Bank:

ii. Draft Number :

iii. Date :

Date:.....

Signature of applicant